I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office 11-1-07

Docket No.: 018865-001740US Client Ref. No.: 17732.7226.001.001

TOWNSEND and TOWNSEND and CREW LLP

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Confirmation No.: 9390

MO et al.

Examiner: HA, Nathan W.

Application No.: 10/630,249

Art Unit: 2814

Filed: July 30, 2003

COMMUNICATION

For: FIELD EFFECT TRANSISTOR

PURSUANT TO EXAMINER INTERVIEW

AND METHOD OF ITS

MANUFACTURE

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

On October 23, 2007, the undersigned conducted a telephone interview with Examiner Nathan Ha. The following provides a summary of the substance of that interview.

The interview focused mainly on the various points of distinction between the claims and the prior art as presented in the response filed by the Applicants on November 20, 2006. In particular, the undersigned reiterated (1) the lack of any motivation to combine Chau with Hshieh '128 (the alleged motivation - "in order to facilitate hot electron injection" - being entirely unrelated to Chau's abrupt junction as well as any structure in Hshieh '128), and (2) that, even if combined, the combination would not result in the claimed structure, at least because Chau's abrupt junction is between the source and the body of a transistor which are regions having dopants of opposite conductivity type. Other grounds distinguishing the prior art from the claims as explained in the response filed on November 20, 2006 were also discussed briefly.

MO et al. Application No.: 10/630,249 Page 2

To further clarify some of the points of distinction, the undersigned submitted a proposed amendment by facsimile on June 14, 2007, as well as on October 18, 2007. The proposed amendment is submitted herewith as "Attachment #1." This proposed amendment, which was also discussed during the interview of October 23, 2007, adds language to independent claim 46 that expressly defines the abrupt junction as being formed "between the heavy body region having dopants of the second conductivity type and the dope well having dopants of the second conductivity type."

In response to the explanation by the undersigned that similar arguments regarding the term "abrupt junction" were successfully addressed during prosecution of the parent application, the Examiner requested a copy of the relevant papers from the parent prosecution history. Applicants submit herewith as "Attachment #2" a copy of a response dated June 7, 2001 (herein "6/7/01 Response") filed in parent application number 08/970,221, now U.S. patent number 6,429,481. The Examiner also indicated an interest in reviewing a declaration supporting commercial success as another objective measure of patentability, which was submitted with the 6/7/01 Response and is included in Attachment #2.

Applicants note that a different set of claims having different scope were the subject of the 6/7/01 Response and that a copy of the 6/7/01 Response is provided here solely for the purpose of further clarifying the distinction between an abrupt junction and a linearly graded junction, which is discussed in some detail in the 6/7/01 Response at pages 5-7. As was the case in the parent application 08/970,221, references to textbook analysis of different types of junctions are provided to assist the Examiner in better understanding the background of the technology and in particular the contrasts between the more common linearly graded junction and an abrupt junction. Therefore, the detailed analysis referenced from the textbook by Sze is not intended to be limiting of the scope of the claim language. As described in the instant application, an abrupt junction can be formed in different ways, and indeed the abrupt junction described by Sze is between regions having opposite polarity dopants, while the claimed abrupt junction is

MO et al.

Application No.: 10/630,249

Page 3

formed between regions having the same polarity dopants. Accordingly, the sole purpose of submitting a copy of the 6/7/01 Response is to again highlight the fact that one of skill in this art understands that an abrupt junction has distinct structural and functional properties that differentiate it from the more common linearly graded junction.

Applicants thank the Examiner for the opportunity to discuss the application and invite the Examiner to call the undersigned if the Examiner believes a telephone conference would expedite prosecution of this application.

Respectfully submitted,

Babak S. Sani X Reg. No. 37,495

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, Eighth Floor San Francisco, California 94111-3834 Tel: (415) 576-0200 / Fax: (415) 576-0300 Attachments BSS:deb

BSS:deb 61196807 v1

ATTACHMENT #1

Application/Control Number 10/630,249

Proposed Amendment for Discussion with Examiner Nathan Ha, Art Unit 2814

June 14, 2007

46. (currently amended) A field effect transistor comprising: a semiconductor substrate having dopants of a first conductivity type; a trench extending a predetermined depth into the semiconductor substrate; a doped well having dopants of a second conductivity type opposite to the first type and extending into the semiconductor substrate to form a well junction at a

conductivity type and extending into the semiconductor substrate to form a well junction at a first depth;

a doped source region having dopants of the first conductivity type and extending into the semiconductor substrate to form a source junction at a second depth; and

a doped heavy body region having dopants of the second conductivity type and extending into the doped well to form a heavy body junction at a depth that is deeper than the source junction and shallower than the trench,

wherein the heavy body region forms an abrupt junction in the doped well, the abrupt junction being defined by the junction between the heavy body region having dopants of the second conductivity type and the doped well having dopants of the second conductivity type.

		FAX HEADER 2:		
RANSMITTED/STORED : JUN. 13. 2007 8:26PM ILE MODE OPTION AC	DRESS	RESULT	PAGE	
908 MEMORY TX	USPTO	ОК	2/2	
REASON FOR ERROR OF LINE FAIL E-3) NO ANSWER LINE FAIL	E-2} RUSYACSIMILE	CONNECTION		
TOWNSEND and TOWNSEND and CREW	Palo Alto, Cultic-fu rel 660 326:24001 Waters Creek, Culticor Yel 626 472-50001 San Diego, Cultiforite Tel 686 350-9100 Demons. Coloresta Tel 500 571-4000 Seattle, Washington Tel 200 467-96001	ia Two i Eight San F Calife Tel 4	Francisco Embarcadero Center h Floor Francisco mila 94111-3834 16 878-0200 116 876-0300	
	IMILE COVER SHEET			
Date: June 13, 2007	Ollent & Matter Number: 018865-001740	No. Pages (Including	this one); -2-	
Examiner Nathan Ha Art Unit 2814	At Fex Number: 571-273-	Confirmation Phone	Number:	
From: Babak S. Sanl			(0225	
Re: Application Number 10/630 Dear Examiner Ha, The Applicant in the referenced application w opportunity to briefly discuss the attached an tomorrow Thursday June 14, if possible. I will can discuss this case. Thank you. Babak S. Sani	/III be filing an RCE shortly.	ent claim (claim a	46)	
Original BE SENT BY MAIL BE SENT BY FED WILL:	EXOVERNIGHT COURIER BE BEN	T BY MESSENGER X	NOT BE SENT	
Faxed:	Return to: Babak S. Sanl - (464	5)		

Important This measure is intented only for the use of the Individual or entity to which it is addressed and may contain information that is privileged, confidential, This measure is made to the individual or entity to which it is addressed and may contain information that is privileged, confidential, the individual or individual or expension of the individual or entity or expension or e

ATTACHMENT #2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Examiner:

Jackson Jr., J.

Sze-Ki Mo, et al.
Application No.: 08/970.221

Art Unit:

2815

**

AMENDMENT

Filed: November 17, 1997

For: FIELD EFFECT TRANSISTOR AND METHOD OF ITS

MANUFACTURE

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In response to the Office Action mailed December 5, 2000, please amend the above-captioned patent application as set forth below.

IN THE CLAIMS:

Please cancel claims 13, 18-22 and 54 without prejudice to renewal and amend claims 1, 8, 47, 50, 53 and 55 as set forth below. A marked-up version of the amended claims is included at the end of the remarks section.

- 1. (Thrice Amended) A trenched field effect transistor comprising:
- a semiconductor substrate having dopants of a first conductivity type;
- a trench extending a predetermined depth into said semiconductor substrate;
- a pair of doped source junctions having dopants of the first conductivity type,
- and positioned on opposite sides of the trench;

 a doped well having dopants of a second conductivity type opposite to said
- first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and

2

9

> > 6

7 8 9

10 11 12

> 13 14 15

2.1

a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,

wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.

- 8. (Thrice Amended) An array of transistor cells comprising:
- a semiconductor substrate having a first conductivity type;
- a plurality of gate-forming trenches arranged substantially parallel to each other, each trench extending a predetermined depth into said substrate and the space between adjacent trenches defining a contact area;
- a pair of doped source junctions, positioned on opposite sides of the trench and extending along the length of the trench, the source junctions having the first conductivity type;
- a doped well having a second conductivity type with a charge opposite that of the first conductivity type, the doped well formed in the semiconductor substrate between each pair of gate-forming trenches;
- a doped heavy body having the second conductivity type formed inside the doped well and positioned adjacent each source junction, the deepest portion of said heavy body extending less deeply into said semiconductor substrate than said predetermined depth of said trenches; and
- alternating heavy body and source contact regions defined at the surface of the semiconductor substrate along the length of the contact area,
- wherein the heavy body forms an abrupt junction with the well, and a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor.

comprising:

8

13 14 15

> 2 3 4

1

47. (Twice Amended) A trenched field effect transistor formed on a substrate,

a plurality of trenches formed in parallel along a longitudinal axis, the plurality of trenches extending into the substrate to a first depth;

- nches extending into the substrate to a first depth; a doped well extending into the substrate between each pair of trenches;
- a pair of doped source regions formed on opposite sides of each trench; and a doped heavy body formed inside the doped well adjacent each source
- region, the doped heavy body extending into the doped well to a second depth that is less than the first depth,

wherein the doped heavy body:

forms a continuous doped region along substantially the entire longitudinal axis of a trench, and

forms an abrupt junction with the well, and a depth of the heavy body junction relative to a maximum depth of the well, is adjusted so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor.

- 50. (Twice Amended) The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.
- 53. (Once Amended) The trenched field effect transistor of claim 8, further comprising:
- an epitaxial layer having the first conductivity type formed between the substrate and the well, with no buried layer formed at an interface between the epitaxial layer and the substrate.

55. (Once Amended) The trenched field effect transistor of claim 47, further

comprising:

an epitaxial layer having the first conductivity type formed between the substrate and the well.

wherein the second depth relative to a depth of the well is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate.

REMARKS

Upon entry of this amendment, which cancels claim 13, 18-22 and 54 without prejudice to renewal and amends claims 1, 8, 47, 50, 53 and 55, claims 1, 2, 5-12, 14-17, 46-53 and 55 remain pending. Previously examined claims 50, and 53-55 were rejected under 35 U.S.C. 112, second paragraph, for being indefinite, claims 1, 2, 6, 8-11, 46-53, 55 were rejected under 35 U.S.C. 103(a) as being anticipated by or in the alternative obvious over USPN 5,629,543 to Hshieh et al. (hereinafter Hshieh '543); claim 7 was rejected as being unpatentable over Hsheih '543 in view of USPN 5,688,725 to Darwish et al. (Darwish '725); and claims 1, 2, 5-12, 14-22, 46-55 were rejected as being unpatentable over Hshieh '543 with Darwish '725, applicant's prior art admissions, Nakamura '491, Bencuya '324 and Harada '050. Reconsideration of the claims in view of the above amendments and the comments below is respectfully requested.

The Rejections

- Section 112, 2nd ¶

Claims 50 and 53-55 stand rejected under 35 U.S.C. §112, second paragraph, as being indefinite. The rejection states that "the recitation 'wherein the relative depths ... are controlled to eliminate the need for any layers ...' are vague and indefinite of exact structure." The rejection asks "what is the exact structure determined by 'controlled...'?"

These claims were added for the specific purpose of further distinguishing over the cited reference Hshieh '543. Hshieh '543 teaches forming an N+ buried layer (16) between the epitaxial N- layer (or drift region 4B) and the substrate 10 to ensure "that avalanche breakdown occurs at the buried layer/body region" [Hshieh '543, col. 2, lines 6-10]. Applicants were the first to find that a trench transistor structure can be formed with a shallow heavy body structured in a way that the need for such buried layers is eliminated with very little, if any, compromise in the transistor cell density. Applicants respectfully submit that, for the reasons discussed below, there should be no ambiguity associated with the claimed structure which specifies the relative depths of the heavy body and the well regions in the trench transistor (see below). Applicants have nevertheless amended claims 50, 53 and 55 to remove the language the rejection finds vague. Withdrawal of this rejection is therefore respectfully requested.

- Section 102(e) or 103(a): Hshieh '543

The Office Action maintains the previous rejection of claims 1, 2, 6, 8-11, 46-53, and 55 under 35 U.S.C. §102(e) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Hshieh '543. The rejection states:

"Applicant's argument that Hshieh does not disclose an 'abrupt' junction is unpersusive. The junction in Hshieh is abrupt. There are no particularly claimed dopant concentrations which would structurally distinguish applicant's 'abrupt' junctions over the 'abrupt' junctions of the applied art. Accordingly 'abrupt' is merely a label which does not structurally distinguish applicant's claims over the applied art."

Applicants respectfully submit that this rejection not only mischaracterizes the technical import of the claim language, it misconstrues well-established law regarding adequacy of claims. The terminology "abrupt junction" is well-known to those skilled in the art as having a very well-defined meaning with specific structural significance. "Physics of Semiconductor Devices," by S.M.Sze is considered a seminal book on the subject and is widely used throughout the academic community as well as the industry. Sze devotes an entire section (section 2.3.1) on the "Abrupt Junction," and states the following at page 72: "In

practice, most impurity profiles can be approximated by the following two limiting cases: the abrupt junction and the linearly graded junction" Sze also explains the "profound effects" of these differently formed junctions on the "avalanche multiplication process." [Sze, bottom of page 73]. After a detailed analysis of the characteristics of the "abrupt" junction versus the "linearly graded" junction, at page 104, Sze presents the following:


"An approximate universal expression can be given as follows for the results above comprising all semiconductors studied::

$$V_B \cong 60(E_e/1.1)^{3/2} (N_B/10^{16})^{-3/4} \text{ V}$$
 (79a)

for abrupt junctions where E_g is the room-temperature bandgap in eV, and N_B is the background doping in cm-3; and

$$V_B \cong 60(E_g/1.1)^{6/5} (a/3x10^{20})^{-2/5}$$
 V (79b)

for linearly graded junctions where a is the impurity gradient in cm-4. For diffused junctions with a linear gradient on one side of the junction and a constant doping on the other side (shown in Fig. 31, insert), the breakdown voltage lies between the two limiting cases considered previously 39 (Figs. 26 and 28). For large a and low N_B, the breakdown voltage of diffused junctions (Fig. 31) is given by the abrupt junction results (bottom line); on the other hand, for small a and high N_B, V_B will be given by the linearly graded junction results (parallel lines)."



Accordingly, referring to Fig. 31 of Sze (reproduced above for convenient reference), for a given background doping N_B , the breakdown voltage V_B is lowered (parallel lines) as the impurity gradient a increases until it comes to a limit at the point (on the bottom line) where the impurity gradient a reaches an abrupt junction, after which V_B remains constant. Thus, contrary to the rejection's characterization, "abrupt" is clearly neither "merely a label" nor is it devoid of any structural significance.

Furthermore, the rejection's assertion that "there are no particularly claimed dopant concentrations which would structurally distinguish applicant's 'abrupt' junctions over the 'abrupt' junctions of the prior art" is flawed in two respects. First, no where in Hshieh '543 could there be found any mention of any junction being "abrupt." Secondly, it is wellestablished that mathematical precision should not be imposed on claim language for its own sake, and that an applicant has the right to claim the invention in terms that would be understood by persons of skill in the field of invention. Modine Mfg. Co. v. United States ITC, 75 F.3d 1545, 37 USPQ2d 1609 (Fed. Cir. 1996). This is particularly relevant in the present case where not only the structural significance of the terminology "abrupt junction" is well understood by those skilled in this art, the number of different variables involved in a structure that is an "abrupt junction" (e.g., background doping, gradient, target breakdown voltage, etc.) renders it meaningless to provide, for example, specific doping concentrations without specifying numbers for other variables. Furthermore, any numbers would also be rendered meaningless given the well-known and ever aggressive miniaturization process over time in the field of semiconductors. Dimensions such as junction depths employed in semiconductor devices at any given time often become obsolete within a two to three year period. In fact, products that are now being manufactured based on the teachings of the instant invention no longer employ the exemplary numbers provided in the instant specification (filed in November of 1997). Thus, requiring specific doping concentrations or other mathematical limitations where none should be required would unnecessarily and unfairly limit the scope of the claim applicants are otherwise entitled to.

Independent claims 1, 8 and 47 all specify the junction formed between the "heavy body" and the "well" as being "abrupt" and, for the above reasons, therefore distinguish over the cited art. These claims, however, include additional elements that further distinguish over the cited references. Claim 1, for example, also recites "the depth of the [heavy body] junction relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench "Again, no combination of the cited prior art teaches or suggests the claimed structure. In maintaining its rejection of the claim, however, the Office Action states: "Arguments regarding 'controlled' are unconvincing of patentability because the claimed structure does not functionally or structurally distinguish over the applied art." It is difficult to follow the reasoning behind this rejection since the relevant claim language, on its face, does clearly distinguish in both those respects. Structurally, the relevant claim language defines a specific depth for the "heavy body," and functionally, it specifies the moving away or spacing away of the "transistor breakdown initiation point ... from the trench." Contrary to the rejection's assertion, this combination clearly distinguishes over the cited references. With respect to the depth of the P+ region 24 in Hshieh '543, a reading of Hshieh '543 makes it clear that the inventors had no clue whatsoever about the possibility of having a P+ region (24) that is shallower than the well (18) and yet is capable of addressing the breakdown problem by its structure (i.e., depth and abruptness of its junction). This is so because Hshieh '543 clearly shows a P+ region 24 that is as deep or deeper than the well 18 in every figure, and in the only instance where they make a cursory mention of shallower "P+ body contact regions 24", they immediately add "... in which case the breakdown current conduction path is from body region 18 to buried layer 16." [Hshieh '543, col. 3, lines 1-6]. Hshieh '543 therefore teaches nothing more than what was already known in the art; that if the P+ body region 24 is made shallower than the well, the device would then need some other additional structure to control the point of breakdown initiation (see further discussion below). This additional structure, as taught by Hshieh '543, is an N+ buried layer 16. Hshieh '543 therefore clearly fails to teach or suggest a heavy body that is shallower than the well, and has its depth "relative to the depth of the well, [] adjusted so that a transistor breakdown initiation point is spaced away from the trench"

Although not clear, in light of the §112, 2nd ¶ rejection above, it is assumed that the Examiner may have had difficulty with the use of the word "controlled." While it is not deemed necessary, to the extent that the Examiner may consider "adjusted" more appropriate in defining a structure, Applicants have amended independent claims 1, 8 and 47 to replace the word "controlled" with "adjusted." Applicants are entitled to claim this structural aspect of the present invention (i.e., relative depths of the heavy body and the well), that is also further defined functionally (impacting breakdown initiation point), without having to limit the claim to specific numerical dimensions. Applicants welcome Examiner's suggestions for any substitute words for "controlled" or "adjusted."

Hshieh '543 thus clearly neither teaches a trench field effect transistor with a "heavy body" that forms an "abrupt junction" with the well, nor one that has a "heavy body" with a depth relative to the depth of the well that causes "a transistor breakdown initiation point [to move] away from the trench." Nor does Hshieh '543 even remotely suggest the claimed combination. In fact, by teaching that a buried layer (16) is required to address the breakdown problem, Hshieh '543 teaches away from a structure that can accomplish similar functionality with a clever expedient as that of the claimed "heavy body." To be sure, the notion that a prior art diagram may "look similar" to a diagram that depicts an aspect of the invention, cannot be the basis for a 102 or 103 rejection. Often times diagrams are not to scale and significant novel and non-obvious structural features such as depth or abruptness of a junction in semiconductor technology may not be easily depicted. Again, both the diagrams and the body of Hshieh '543 not only fail to teach but also fail to suggest the claimed invention.

Independent claims 1, 8 and 47 are thus patentably distinguished over Hshieh '543. Claims 2, 5-7, 9-12, 14-17, 46, 48-53 and 55 depend from one the claims 1, 8 and 47 and therefore derive patentability therefrom. These claims, however, recite additional novel and non-obvious features that further distinguish over Hshieh '543. Claims 48 and 49, for example, describe an alternating source and heavy body contact arrangement along the longitudinal axis of a trench. No such structure is taught or suggested by Hshieh '543. Claims

50, 53 and 54, for example, specifically recite a heavy body which has its depth relative to the depth of the well "adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate." Hshieh '543 teaches the opposite: forming a "buried layer" (16) between the epitaxial layer (or drift region) and the substrate. Claims 1-2, 5-12, 14-17, 46-53 and 55 are therefore patentably distinguished over Hshieh '543. Accordingly, withdrawal of this rejection is respectfully requested.

- Section 103(a): Hshieh '543, Darwish '725, Nakamura '491, Bencuya '324, and Harada '050

Claims 1, 2, 5-12, 14-22, 46-55 have been rejected under 35 U.S.C. §103(a) as being unpatentable over Hshieh '543 with Darwish '725, applicant's prior art admissions, Nakamura '491, Bencuya '324, and Harada '050. The rejection does not provide an explanation of any new grounds of rejection other than to state: "Harada additionally teaches a termination structure including a deep well connected to body regions. It would have been obvious to have practiced the same with Hshieh to have improved breakdown voltage. The previous rejection with the above comments applies."

With respect to claims 1, 8 and 47, and all claims depending therefrom, as discussed above, Hshieh '543 clearly fails to teach or suggest the invention as claimed. None of the other cited references, or any combination thereof, including any admitted prior art, adds anything that would support a finding of unpatentability. If anything, a close look at every one of these references, as well as many of the other relevant prior art of record, provides overwhelming evidence of non-obviousness of the claimed invention. This is so because these prior art references, one after another, demonstrate the fact that many of the most skilled artisans in the field recognized and struggled with the exact same set of challenges (e.g., increased trench MOSFET cell density, improved breakdown voltage, lowered transistor on-resistance, etc.), yet none were able to conceive of the solution claimed by the present invention. Instead, in each instance, the prior art proposes a solution that is fundamentally different both structurally and functionally, as well as being technically inferior as demonstrated by the commercial success of the products manufactured based on the present invention. To stress this point, Applicants present below a brief analysis of a number of the

Page 11

cited prior art references. A declaration evidencing the commercial success as another objective measure of non-obviousness is separately submitted.

- Hshieh '543

An analysis of this reference has already been presented, however, since it forms the main basis for rejection of the claims, it is repeated here in a more concise fashion.

Recognition of the Problem:

"However it is also known that when cell density is high as in the typical trenched transistor structure, a new undesirable JFET phenomenon gradually appears between the P+ deep body regions 5. The P+ deep body regions 5 typically extend from a principal surface of the semiconductor material into the P body region 7 to provide a contact to the P body region 7. These deep body regions 5 ensure that avalanche breakdown occurs in these regions rather than at the bottom of the trenches. This undesirable JFET phenomenon is because such deep body regions 5 er relatively close to each other. (Also shown in FIG. 1 are conventional drain electrode 8B and source-body electrode 8A.) Thus while avalanche breakdown occurs rather than destructive breakdown at the trench bottom, i.e. breakdown damaging the insulating oxide at the trench bottom, undesirably this new JFET resistance makes a bigger contribution to drain-source on resistance when cell density is higher." (Col. 1, lines 29-49, emphasis added).

Proposed Solution (Figs. 2 & 3F):

"Further, in accordance with the invention a doped buried layer [16] is formed in the upper portion of the drain region [10] and in contact with the drift region [14]. This buried layer has the same doping type as that of the drain region and a doping concentration higher than that of the drift region, and is typically located to directly underlie the body contact (deep body) region formed between each pair of adjacent source regions. The buried layer is heavily doped to form N+ doped fingers extending into the drift region. This buried layer [16] is typically formed prior to the epitaxial growth of the drift region, and by having an optimized doping profile ensures that avalanche breakdown occurs at the buried layer/body region or buried layer/body contact or body region and the upper part of the buried layer determines breakdown." [Col. 1, line 65 to col. 2, line 13, reference numerals and underlining added].

- Darwish '725

Recognition of the Problem:

"The deep central P+ region 114 in MOSFET 300, while greatly reducing the adverse consequences of breakdown, also has some unfavorable effects. First, an upward limit on cell density is created, because with increasing cell density P ions may be introduced into the channel region. As described above, this tends to increase the threshold voltage of the MOSFET. Second, the presence of a deep P+ region 114 tends to pinch the electron current as it leaves the channel and enters the drift region 111. In an embodiment which does not include a deep P+ region (as shown in, for example, FIG. 2A), the electron current spreads out when it reaches the drift region 111. This current spreading reduces the average current per unit area in the drift region 111 and therefore reduces the on-resistance of the MOSFET. The presence of a deep central P+ region limits this current spreading and increases the onresistance consistent with high cell densities. What is needed, therefore, is a MOSFET which combines the breakdown advantages of a deep central P+ region with a low on-resistance." [Col. 3, lines 28-48, emphasis added].

Proposed Solution (Figs 4 & 5):

"When the MOSFET is turned on, an electron current flows vertically through a channel within the body region adjacent the trench. To promote current spreading at the lower (drain) end of the channel region when the MOSFET is turned on, a "delta layer" [402] is provided within the drift region. The delta layer is a layer wherein the concentration of dopant of first conductivity type is greater than the concentration of dopant of first conductivity type in the drift region generally. In many embodiments the delta layer abuts the body region, although in some embodiments the delta layer is separated from the body region. The upper boundary of the delta layer is at a level which is above the bottom of the trench in which the gate is formed. In some embodiments, the upper boundary of the delta layer coincides with a lower junction of the body region. The lower boundary of the delta layer may be at a level either above or below the bottom of the trench." [Col. 3, lines 64 to col. 4, line 13, reference numeral and underlining added].

- Hshieh '128 (Office Action mailed 8/4/99)

Recognition of the Problem:

"In typical DMOS transistors using a trenched gate electrode, in order to avoid <u>destructive breakdown</u> occurring at the bottom of the trench into

the underlying drain region, such transistors are fabricated so that a P+deep body region extends deeper than does the bottom of the trench into the substrate (drain region). Thus rather than destructive breakdown occurring at the trench bottom, instead avalanche breakdown occurs from the lowest portion of this P+ deep body region into the underlying drain region. However due to device physics limitations, the cell density of such transistors is thereby restricted by lateral diffusion of this P+deep body region. That is, in order to provide a P+deep body region that extends deep enough into the substrate, the drive in step causes this P+deep body region to diffuse laterally. If it diffuses too far laterally, it may coalesce with an adjacent P+deep body region and degrade transistor performance.

Hence, in order to allow deep enough extension of the P+deep body region into the substrate, the transistor cells each must be relatively large in surface area so that the lateral diffusion does not allow such coalescing. This increases the surface area consumed by each cell, or in other words increases the size of the transistor. As is well known, it is a primary goal of power MOSFET fabrication to minimize chip surface area. This lateral diffusion of the P+deep body region prevents optimization of transistor density and hence wastes chip surface area." [Col. 1, lines 25-51, emphasis added].

Proposed Solution (Figs. 1, 2 & 3):

In accordance with the invention, cell density is increased in a DMOS transistor. In some embodiments this is accomplished by providing a very narrow (in lateral dimension) P+deep body region [16 in Fig. 1] with little or no lateral diffusion. ... In a second embodiment, in addition to the high energy P+deep body implant [36 in Fig. 2], a double epitaxial layer [12 and 34 in Fig. 2] is provided underlying the body region [14], with the P+deep body P+region [34] not extending below the depth of the trench. Instead, the double epitaxial layer provides the desired current path away from the bottom of the trenches. ... In a third embodiment, there is no P+deep body implantation at all and instead only the double epitaxial layer [12 & 34 in Fig. 3] is used undermeath the body region." [Col. 1, lines 54 to col. 2, line 19, reference numerals and underlining added].

Two more examples of prior art references evidencing the fact that designers attempting to solve the same problem have failed to arrive at a solution that is even remotely suggestive of the present invention are provided below. An earlier issued patent (USPN 5,072,266) illustrates the fact that the specific challenges have been known for well over a

decade, and a second more recently issued patent (USPN 5,998,836) shows a contemporaneous attempt at solving the problem. Both offer solutions that are widely different than that proposed and claimed by the present invention.

- 5,072,266 (Bulucea et al.)

Recognition of the Problem:

"An engineering trade-off must be made between on-resistance, breakdown voltage and other engineering figures of merit so that the perimeter-to-area ratio Z/A advantage of the open-cell is lost. Given these constraints, the closed-cell geometry appears to be more practical. However, the closed cell geometry has at least three associated problems that do no appear to have been reported on in the technical or patent literature. The first problem is semiconductor surface breakdown...

This junction is thus exposed to electric field line crowding and to breakdown in the epitaxial material adjacent to the bottom corners of the trench, when the device is biased in the BVDSS condition." [Col. 4, lines 24-41, emphasis added].

Proposed Solution (Fig. 8):

"This invention provides an optimized version of a power metal-oxidesemiconductor field-effect transistor (MOSFET) [wherein bulk] breakdown voltage is achieved by using a two-dimensional, field shaping, dopant profile that includes a central deep p+ (or n+) layer [27e] that is laterally adjacent to a p body layer" [Col. 1, lines 50-61, reference numeral and emphasis added].

"FIG. 8 illustrates one embodiment of the invention, showing half of a hexagonally shaped trench DMOS structure 21. The structure includes ... a body region 27 [where] a central portion 27c of the body region lies below a plane that is defined by the bottom of the trench 29 for the transistor cell." [Col. 6, lines 28-60]

- 5,998,836 (Williams)

Recognition of the Problem:

"Two critical characteristics of a power MOSFET are its <u>breakdown</u> <u>voltage</u>, i.e., the voltage at which it begins to conduct current when in an off condition, and its <u>on-resistance</u> i.e., its resistance to current flow

when in an on condition. The on-resistance of a MOSFET generally varies directly with its cell density, since when there are more cells per unit area there is also a greater total "gate width" (around the perimeter of each cell) for the current to pass through. The breakdown voltage of a MOSFET depends primarily on the doping concentrations and locations of the source, body and drain regions in each MOSFET cell." [Col. 1, lines 32-44, emphasis added].

Proposed Solution (Fig. 3):

"In accordance with this invention, there is created in the chip a protective diffusion of the second conductivity type [38], which forms a PN junction [39] with first conductivity material in the epitaxial layer [14] or substrate. This PN junction functions as a diode. A metal layer [36] ties the protective diffusion (i.e., one terminal of the diode) to the source regions [34] of the MOSFET cells such that the diode is connected in parallel with the channels of the MOSFET cells." [Col. 2, lines 60 to 68, reference numerals and underlining added].

The above analysis holds true for many of the other prior art references of record. This demonstrates that for well over a decade engineers in the field have attempted to arrive at a design for a trench MOSFET that addresses breakdown voltage, on-resistance and cell density in an optimized fashion. It also demonstrates that time and again a solution is proposed that is very different than that found by the Applicants. If the present invention as claimed were obvious, as the rejection contends, one would have to ask why then did no person of skill in the art arrive at this solution years ago. One answer to this question may be the fact that there has been a general understanding by those skilled in this art that, in terms of impact on the electric field, between the deeper well (or body) region and a heavily doped body region that is shallower than the well, the deeper well region (that is closest to the epitaxial layer) dominates. This had led to a generally accepted assumption that such shallow heavy body junction inside a graded body junction, no matter how deep, could not have any measurable impact on breakdown voltage.

Challenging these and other accepted assumptions, and through exhaustive experimentation and computer simulations, Applicants were the first to find that the problem can in fact be addressed optimally by employing, in combination with the other features of the Sze-Ki Mo, et al.

Application No.: 08/970,221

Page 16

transistor, a shallow heavy body with specific depth and junction characteristics. The solution offered by the instant invention requires no additional structures as proposed by numerous prior art references such as buried layers or dual epitaxial layers, delta layers, protective PN junction diodes, deep P+ body regions, etc. A family of trench MOSFET products embodying the Applicants' elegant solution, which has clearly not been taught or suggested by the art of record, has enjoyed tremendous commercial success as a direct result of the benefits of the claimed invention. To provide further objective evidence of non-obviousness of the claimed invention, Applicants herewith submit a declaration by the Senior Vice President of Discrete Power Products of the Assignee demonstrating this commercial success.

Accordingly, none of the cited references, or any combination thereof, teach or suggest a trench transistor having a "heavy body" that forms an "abrupt junction" inside a well, and whose depth is adjusted to impact the location of breakdown initiation. Every independent claim pending in the instant application recites this combination. All pending claims are therefore patentably distinguished over the art or record. Withdrawal of this rejection is respectfully requested.

CONCLUSION

In view of the foregoing, Applicants believe all claims now pending in this Application are in condition for allowance. The issuance of a formal Notice of Allowance at an early date is respectfully requested.

If the Examiner believes a telephone conference would expedite prosecution of this application, please telephone the undersigned at 415-576-0200.

Respectfully submitted,

Babak S. Sani Reg. No. 37,495

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor

San Francisco, California 94111-3834 Tel: (415) 576-0200 / Fax: (415) 576-0300

SF 1231752 v1

Page 17

1

2

3

4

5

6 7

8

9

10

11 12

13

14

15 16

1

2

3

4

6

7 8

9

10

11

Marked-Up Version of Amended Claims - Appln. No. 08/970,221

- 2. (Thrice Amended) A trenched field effect transistor comprising:
- a semiconductor substrate having dopants of a first conductivity type;
- a trench extending a predetermined depth into said semiconductor substrate;
- a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;
- a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and
- a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,

wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is [controlled] <u>adjusted</u> so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.

- 8. (Thrice Amended) An array of transistor cells comprising:
- a semiconductor substrate having a first conductivity type;
- a plurality of gate-forming trenches arranged substantially parallel to each other, each trench extending a predetermined depth into said substrate and the space between adjacent trenches defining a contact area;
- a pair of doped source junctions, positioned on opposite sides of the trench and extending along the length of the trench, the source junctions having the first conductivity type;
- a doped well having a second conductivity type with a charge opposite that of the first conductivity type, the doped well formed in the semiconductor substrate between each pair of gate-forming trenches;

16 17 18

19

20

21

comprising:

5

10 11 12

a doped heavy body having the second conductivity type formed inside the doped well and positioned adjacent each source junction, the deepest portion of said heavy body extending less deeply into said semiconductor substrate than said predetermined depth of said trenches; and

alternating heavy body and source contact regions defined at the surface of the semiconductor substrate along the length of the contact area,

wherein the heavy body forms an abrupt junction with the <u>well</u> [junction], and a depth of the heavy body relative to a depth of the well[,] is [controlled] <u>adjusted</u> so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor.

- 47. (Twice Amended) A trenched field effect transistor formed on a substrate,
- a plurality of trenches formed in parallel along a longitudinal axis, the plurality of trenches extending into the substrate to a first depth;
 - a doped well extending into the substrate between each pair of trenches;
 - a pair of doped source regions formed on opposite sides of each trench; and a doped heavy body formed inside the doped well adjacent each source
- region, the doped heavy body extending into the doped well to a second depth that is less than the first depth.
 - wherein the doped heavy body:
- forms a continuous doped region along substantially the entire longitudinal axis of a trench, and
- forms an abrupt junction with the well, and a depth of the <u>heavy body</u> junction[,] relative to a maximum depth of the well, is [controlled] <u>adjusted</u> so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor.

6 7

1

50. (Twice Amended) The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate

[wherein the the relative depths of the doped heavy body and the well are controlled to eliminate the need for any layers disposed between the epitaxial layer and the substrate].

53. (Once Amended) The trenched field effect transistor of claim 8, further comprising:

an epitaxial layer having the first conductivity type formed between the substrate and the well, with no buried layer formed at an interface between the epitaxial layer and the substrate

(wherein the relative depths of the deepest portion of the heavy body and a depth of the well are controlled to eliminate the need for any layers disposed between the epitaxial layer and the substrate].

55. (Once Amended) The trenched field effect transistor of claim 47, further

2 comprising:

4

5

an epitaxial layer having the first conductivity type formed between the substrate and the well.

wherein the second depth <u>relative to</u> [and] a depth of the well [are controlled] is <u>adjusted</u> to eliminate the need for any layers disposed between the epitaxial layer and the substrate.

SF 1231752 vI

Attorney Docket No.: 18865-17US Client Reference No · 17732/722600

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Examiner: Jackson Jr., J.

Sze-Ki Mo, et al.

Art Unit: 2815

Application No.: 08/970,221

Filed: November 17, 1997

For: FIELD EFFECT TRANSISTOR

DECLARATION OF IZAK BENCUYA

AND METHOD OF ITS MANUFACTURE

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

I, Izak Bencuya, declare as follows:

I have read and understood the present application, including the claims in their current state. The claims are attached to this Declaration as Attachment 1.

I am employed by Fairchild Semiconductor Corporation ("Fairchild"), and hold the position of Senior Vice President of Discrete Power Products. I have held that position since January, 2000.

Fairchild manufactures a family of trench power transistor ("trench MOSFET") products including FDS 6680A, FDS 6612A and FDS 6690A. These trench MOSFET products embody the trench transistor technology as set forth in the attached claims.

Part of my responsibility as the Vice President of Discrete Power is to oversee the development, sales and marketing of these products, as well as to acquire feedback from customers using the same. To this end, I have closely monitored the volume of sales as well as adoption rate and competitor response in order to determine the market acceptance and customer reaction to these products.

By the end of 1997 trench MOSFET technology was approximately 7-8% of the overall power MOSFET market. Siliconix Incorporated ("Siliconix"), as one of the largest manufacturers of power MOSFET devices, owned approximately 85% of the trench MOSFET market. Siliconix is also the assignee of several of the patents cited throughout the prosecution of the instant application including Hshieh '543, Hshieh '128 and Darwish '725.

Fairchild introduced its first trench power MOSFET product FDS6680 in January

1998. The design of FDS6680 is based on the features that are the subject of the claims in the
instant application. In little over three years since the introduction of the Fairchild FDS6680, trench
MOSFET technology has grown to 15% of the overall power MOSFET market, and Siliconix's
share of that market is now about 50% with Fairchild owning 30% of the market.

This dramatic growth in the trench power MOSFET market and the success of the family of Fairchild trench MOSFET products can be directly attributed to the manufacturing and performance advantages of the Fairchild trench MOSFET technology made possible primarily by those technical aspects of the technology that are the subject of the attached claims.

The superior performance of the Fairchild trench products and the subsequent industry approval is further evidenced by favorable product reviews published in a number of major trade press publications. The following lists but a few examples of such publications, copies of which are attached herewith:

"Power FETs in Pentium push," Steve Bush, <u>Electronics Weekly, UK</u>, February 25, 1998

"Fairchild Offers 9mΩ Power MOSFET," Kenji Tsuda, <u>Nikkei Electronics Asia</u>, May 1998

"Flexible resistance in trench technology," Nick Flaherty, <u>Electronics Times</u>, <u>UK</u>, February 23, 1998

"Power Trench mosfets deliver lowest on-resistance plus fast switching," <u>Components in</u>
Electronics." April 1998

Electronic Engineering Times / Taiwan, March 2, 1998

PATENT

Sze-Ki Mo, et al.

Application No.: 08/970,221

Page 3

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date: <u>5/3//01</u>

SF 1230264 v1

2

- 1. A trenched field effect transistor comprising:
- a semiconductor substrate having dopants of a first conductivity type;
- a trench extending a predetermined depth into said semiconductor substrate;
- a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;
- a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and
- a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,

wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.

- The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.
- $5. \ \, \text{The trenched field effect transistor of claim 1 wherein said trench has} \\ \text{rounded top and bottom corners.}$
- The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.

2

3

4

6

7 8

9

10 11

12 13

14 15

16 17

18

19

20 21 7. The trenched field effect transistor of claim 6 wherein said doped heavy body has a first dopant concentration near the abrupt junction and a second dopant concentration near its upper surface that is less than the first dopant concentration.

8. An array of transistor cells comprising:

- a semiconductor substrate having a first conductivity type;
- a plurality of gate-forming trenches arranged substantially parallel to each other, each trench extending a predetermined depth into said substrate and the space between adjacent trenches defining a contact area;
- a pair of doped source junctions, positioned on opposite sides of the trench and extending along the length of the trench, the source junctions having the first conductivity type;
- a doped well having a second conductivity type with a charge opposite that of the first conductivity type, the doped well formed in the semiconductor substrate between each pair of gate-forming trenches;
- a doped heavy body having the second conductivity type formed inside the doped well and positioned adjacent each source junction, the deepest portion of said heavy body extending less deeply into said semiconductor substrate than said predetermined depth of said trenches: and

alternating heavy body and source contact regions defined at the surface of the semiconductor substrate along the length of the contact area,

wherein the heavy body forms an abrupt junction with the well, and a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor.

9. The array of transistor cells of claim 8, wherein each said doped well has a substantially flat bottom.

1 2

1

1 2

1

1 2

1 2

1

2

3

- 10. The array of transistor cells of claim 8 wherein the controlled depth of the junction causes the breakdown origination point to occur approximately halfway between adjacent gate-forming trenches.
- 11. The array of transistor cells of claim 8 wherein each said doped well has a depth less than the predetermined depth of said gate-forming trenches.
- 12. The array of transistor cells of claim 8 wherein each said gate-forming trench has rounded top and bottom corners.
- 14. The array of transistor cells of claim 8 further comprising a field termination structure surrounding the periphery of the array.
- 15. The array of transistor cells of claim 14 wherein said field termination structure comprises a well having a depth greater than that of the gate-forming trenches.
- 16. The array of transistor cells of claim 14 wherein said field termination structure comprises a termination trench extending continuously around the periphery of the array.
- 17. The array of transistor cells of claim 16 wherein said field termination structure comprises a plurality of concentrically arranged termination trenches.
- 46. The array of transistor cells of claim 8 wherein the doped heavy body forms a continuous doped region along substantially the entire length of said contact area.
- 47. A trenched field effect transistor formed on a substrate, comprising: a plurality of trenches formed in parallel along a longitudinal axis, the plurality of trenches extending into the substrate to a first depth;
 - a doped well extending into the substrate between each pair of trenches;
 - a pair of doped source regions formed on opposite sides of each trench; and

8 9

10 11 12

1 2 3

14

1

2

2

a doped heavy body formed inside the doped well adjacent each source region, the doped heavy body extending into the doped well to a second depth that is less than the first depth,

wherein the doped heavy body:

forms a continuous doped region along substantially the entire longitudinal axis of a trench, and

forms an abrupt junction with the well, and a depth of the heavy body junction relative to a maximum depth of the well, is adjusted so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor.

- 48. The trenched field effect transistor of claim 47 further comprising source and heavy body contact areas defined on a surface of the substrate between each pair of trenches.
- 49. The trenched field effect transistor of claim 48 wherein the contact areas alternate between source and heavy body contacts.
- 50. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.
- 51. The trenched field effect transistor of claim 1 wherein said doped heavy body is formed by a double implant of said dopant of the second conductivity type.
- 52. The trenched field effect transistor of claim 51 wherein said double implant comprises a first high energy implant to reach said second depth, and a second lower energy implant to extend the heavy body from said second depth to substantially a surface of the substrate.

2

4

5

- 53. The trenched field effect transistor of claim 8, further comprising: an epitaxial layer having the first conductivity type formed between the substrate and the well, with no buried layer formed at an interface between the epitaxial layer and the substrate.
- 55. The trenched field effect transistor of claim 47, further comprising: an epitaxial layer having the first conductivity type formed between the substrate and the well,
 wherein the second doubt relative to a death of the well is adjusted to eliminate the

wherein the second depth relative to a depth of the well is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate.

SF 1229930 v1

PRESSE-SPIEGEL

PUBLIKATION / PUBLICATION

: Electropics Weekly, UK

AUFLAGE / CIRCULATION

: 31.721

AUSGABE & ERSCHEINUNGSDATUM : February 25, 1998

ISSUE & DATE OF PUBLICATION

Power FETs in Pentium pus

Steve Bush

MOTHERBOARDS ARE becoming a target for application specific power FETS Both SI. toonix and Fairchild have circuits and Fairchild have pretium-class processors.

In a target for application industry for a power MOSFET in this package. The power for announced products aimed at \$(220) packaged FD7000. Still unvailable, it is part of its new productions.

Pentium-class processors. Siliconix is claiming a record for on-resistance in DPAK packaging for its pair of MOS-FETs for the CPU. The devices, built on Siliconix's 32m-cell trench technology, have an on-resistance of $7m\Omega$ for the n-channel SUD50N03-07 and 10mΩ for the p-channel SUD45P03-10. Both of these maximum ratings are said to be the lowest in the

PowerTrench range and slated to be a 30V MOSFET optimised for fast switching power

converters on motherboards. Siliconix's TrenchFETs can handle approximately a third more current than its previous-generation for the same dissipation and are aimed at

powering CPU's in desktop computers.

"For generic motherboard manufacturers, these devices will spell the difference between a very complicated solution and a very simple one as they begin making motherboards with the next high-performance proces-sor from Intel and other suppliers," said Phil Dunning, product marketing director at Siliconix. Samples and produc-tion quantities of the Siliconix FETs are available now, Fairchild's is due later this year. See Technology p18

PRESSE-SPIEGEL

PUBLIKATION / PUBLICATION

: Electronics Weekly, UK


AUFLAGE / CIRCULATION

: 31.721

AUSGABE & ERSCHEINUNGSDATUM

: February 25, 1998

ISSUE & DATE OF PUBLICATION







With a shift from conventional cellular layout to a linear array design, Fairchia Semiconductor has put more gate lengths onto its trench power FETs cutting down their on-resistance. Steve Bush reports





60.0	Figure 8	
10 4 19	375-053	
the second	\$200 E/A	
3		
4 4 7		008
		50.0
2	200	
40% S	maller, 9.0 mΩ m	ax.@ 10V
FET design conse.	scruceures, but the season is	-

Hitachi claims record breaking 4GHz superconducting ATM switch



Fairchild Offers $9m\Omega$ Power MOSFE

Fairchild Semiconductor Corp (www.fairchildsemi.com) of the US has been introducing progressively lower on-resistance nower MOSFETs to the market. Following the FDS6680A with only 9.5mΩ onresistance, the firm has introduced the FDR4420A, further minimizing on-resistance to 9.0mΩ or less. It also offers a superSOT-8 package which is 38% smaller than the standard SOT-8 package.

12% Annual Growth Market

From 1996 to 1999, the power transistor market is projected to grow 12.5% annually, and Fairchild Semiconductor is poised to gain a stronger position in three strategic markets: standard CMOS logic, discrete & EPROM/EEPROM, and analog & mixed signal.

The discrete market is very competitive. The top ten players domi-nate only 40% of the market. Fairchild intends to compete with a proprietary chip design and smaller package solutions.

For discrete power transistors, DC-DC converters and power supplies for mobile equipment are major applications. These markets require higher efficiency and a smaller footprint, which in turn, means longer battery life and higher packing density. Higher packing density is achieved with highly integrated semiconductor chips, and longer battery life is achieved with lower loss in the power source. Notebook computers, for example, have reduced power supply voltage with higher current capacity, following the same trend as Intel Corp (www.intel.com) of the US's Pentium microprocessors. In other word, lower loss is crucial.

Supporting PWM

This means DC-DC converters and power supplies should handle larger current and lower voltage. For power transistors to drive DC-DC converters and power supplies, lower on-resistance and higher switching speed are required to lengthen battery life, and to support pulse width modulation (PWM) switching at higher frequency.

PWM support is also key for notebook computers. Recent notebook computers with Pentium II microprocessors generate multiple supply voltages such as 1.8V, 2.5V and 3.3V. Changing duty ratio of PWM pulses generates multiple voltages.

N+ Drain/substrate

Fairchild Power Trench Transistor

Fairchild power MOSFETs feature lower on-resistance and gate charge to support higher speed operation.

Under a 10V gate voltage, The FDR4420A features the lowest onresistance, 9mΩ and 41nC gate capacitance, and the FDS6680A offers lowest gate capacitance, gate capacitance 37nC and 9.5mQ on-resist-

A PWM DC-DC converter application requires two types of power transistors; high-speed switching and low conduction loss, and lowest conduction loss, FDR6680A is suitable for the former transistor application, and FDR4420A for the latter application.

The superSOT-8 package of the FDR4420A measuring 4mm x 3mm is unique, but the firm has applied to the Joint Electron Device Engineering Council (JEDEC) for a ruling on standardization.

Similar to DRAM

A power MOSFET is equivalent to parallel connected small signal transistors, similar to DRAM memory cells, says Izak Bencuya, director of MOSFET Business Unit at Fairchild Semiconductor. The larger the number of transistors, the larger the current capability. The key issue is maximizing the current capacity over a limited chip area while minimizing the price.

Fairchild developed a trench structure along with layout improvements to boost the number of transistors in a given area.

The trench transistor (see Fig) sends current in a vertical direction, not in a planar direction. In conventional planar double-diffused MOS (DMOS) transistors, current flowed to both vertical and horizontal directions. Fairchild trench transistor operates in a vertical direction mode. This method requires no space for horizontal direction current flow, and results in a reduction of the planar area in a transistor cell.

To reduce on-resistance and gate capacitance, the firm uses a shallow trench. The layout structure also enables high packing density of cell transistors.

by Kenji Tsuda

PRESSE-SPIEGEL

PUBLICATION / PUBLICATION

: Electronics Times, UK

AUFLAGE / CIRCULATION

: 33.422

AUSGABE & ERSCHEINUNGSDATUM

: February 23, 1998

ISSUE & DATE OF PUBLICATION

Flexible resistance ench technol

by Nick Flaherty

Getting the lowest on-resistance for a power MOSFET is not necessarily the best narameter for nower designers, according to Fairchild Semiconductors, as it launches its power manufacturing process.

Nearly a year on from its split from National Semiconductor. Fairehild Semiconductors has developed its own trench technology that is optimised for either low on-resistance or a combina-tion of low on-resistance and low gate charge.

This second parameter is key for switching applications such as DC/DC converters, particularly as designers move up from 300kHz to IMHz designs.


Fairchild has worked clusely with Maxim on pulse width modulation controllers and found that some MOSFET's with an on-resistunce of 22mi produce a more efficient switch than those at 12mΩ, due to the higher capacitance on the gate.

One of the first devices from the aptimised PowerTrench process has an on-resistance of 10.5mf2 but a gate charge of 36nC. figures achieved by changing the thickness of the gate oxide.

This compares to a 65nC gate charge for the equivalent 8mΩ part in the standard process and gives at least a couple of percentage

Conventional trench

Flat bottom trench





The conventional trench at left is what we know, The flat bottomed trench is the new process from Fairchild. The fact that the trench appears to cover the source in these diagrams is a result of trying to represent a 3D process on a 2D chart.

points increase in overall effici-

Fairchild has combined the two parts on a single lead frame in a single package for such DC/DC converter designs. That is not to

say that Fairchild is not also playing the minimum on-resistance game as well with the new process. as it plans to have a 3.5mΩ part. resistance of the process as for automotive applications, delig 0.5mΩ/n ered in a TO-220 package.

The trench process us rather than a cellular structure so Fairchild is deligi 0.5mΩ/mm sq rather than a

INTERNATIONAL PRESS
CUTTING BUREAU
Extract from:
COMPONENTS IN
ELECTRONICS
-London(circ: 17, 363)
APR 1998

Feature: POWER SEMICONDUCTORS

PowerTrench mosfets deliver lowest on-resistance plus fast switching

Fairchild has developed two new mosfet trench processes that deliver a very low on-resistance, while maintaining very fast switching performance beyond IMHz. Called PowerTrench and Pwm PowerTrench, the processes use a non-cellular trench structure, rather than the cell-based trench processes used by competitors, to deliver a range of very small, high performance, high efficiency mosfets for the portable market. Chris Evans-Pughe reports.

initially targeted at 30 and 40V applications, typically portable computing, dc/dc converter modules and high performance processor power supplies, Fairchild's lags them ender a position of the processor power supplies, Fairchild's lags them end for the power french is for high current spelications and lower frequency switching applications, while Paw Power french is for high current of which against the discount of the processor and the pr

applications.

"Although we are focussing on 30 and 40V initially, it will be quite easy to convert the technology 60V if necessary. Trench processes only make sense up to 100V, but that covers a very large part of the market", commented Frank Marx, Fairchild's director of marketing for discrete power and signal technologies.

The first products built on the new processes are sampling now, with volume available very shortly. They include the 30V. FDR4420A, which comes in Fairchild's timy SupersOT-8 package, which is 38 percent smaller than an 50-8. The n-channel device is daimed to be the smallest ever 9mΩ mosfet. The 9mΩ maximum on-resistance is achieved at 10 at 50 kg. The pack smallest ever 9mΩ mosfet. The 9mΩ maximum on-resistance is achieved at 10 at 50 kg. The gate charge is 42nC. The device is particularly well suited to low voltage and battery powered applications where small package size is required without compromising power handling, in-line power.

loss or fast switching. Another new device is the FD\$6670A, which at 8mQ maximum Roscony (Vos=10V) is claimed to offer the lowest on-resistance in SO-8. Finally, there will be the 30V. FDC6655N available in the miniature swallable in the miniature smaller than the SO-8. This model features an on-resistance of 25mQ at 10V Vos. and 33mQ at 45V Vos.

In the Pwm optimised



PowerTrench range, Fairchild s introducing the SO-8 packaged FDS6680 which provides the dc/dc designer with low on losses and low switching losses. Features include an on-resistance of $9.5m\Omega$ at $V_{GS} = 10V$. combined with a very low gate charge (41nC, typical), fast switching speed, and high power and current handling capability. Other specifications include TDelay On = 8ns, TRise =32rs. TDelay Off = 42ns and Tfa =14ns. By using this device. designers will achieve a significant improvement in efficiency. resulting in longer lasting batteries and cooler running systems, according to Fairchild.

As an example of how the FDS6680 Λ compares to competitive parts on the market, Temic's 5i4420 trench mosfeatures a $9m\Omega$ on-resistance with a 70ns gate charge, while the company's 5i4410 has a 13.5m Ω on-resistance with a 35ns gate charge.

Designers can increase efficiency simply by changing the mosfet in their design to a device in Fairchild's Power Irench family, says the company. Other parts are planned for addition to the PowerTrench family in the near future.

Fairchild Write in number 450

MAR 2 || || || , 1998 Vo1.4, Issue 8 総製第 105 別 每份零售80元

資訊傳導 系列刊物

全國第一本電子工業周報

Published under CMP License

What's Hot

高科技產業求才若渴

近年、周州華碩電腦、台 杨家等公司员工分替股票、红 利之款况令人梅茂·引赞高科 技及周进人才能相投入。此學 乃雕前我年金融服務電车終分 利十载月前,有過之而無不及 - 現今就雲市場中新珠牌之故 **燕频的、货旗電子產業、金融** 服在常取代傳統製造業而專具 於前,人才精英再創高附加鑽 佐・推特勞貨雙方良性互動・ 才是轻盛産業經濟之道。 P21

100MHz P II 扇片組間世

由於方井衛 Pentium II 級 BX 品片銀薪在平中間世・品片短麻商 無不急恐折解·以因應即將來聽的 喪火・爆先前推出 100MHz 的 Socket 7級品片 组Aladdin V(阿拉丁 五代)之後,因內的将智科技(ALi 更在日前推出一款额公司第六代的 在品Alacklin Pru II · 以Slot I 线 BX 胡宝丛片基础程,基例数计将约翰 率提前準備。其所搭配的MI543℃ 南特品并更延續了以往阿拉丁表列 的特點,特SuperVO集合列品片無 之中,练马此一品片短的特色。

國產相片印表機出爐

台湾產業在影像輸出装置之 一的印表换上一直成於落後的地 位,較之日商粮本亳無出手的機 · 不過此情形即耕改親,包括 满灰料技、台湾年孕维、吊成元 索特在今年下半年相關推出相片 印表機。以乾式相級為列印材 **甘・企圖打進一般消費性産品**有 場,據影像輸出品質更佳、更容 表保存・同時緊密社会影像的輪 出及輸入功能。職商正摩拳標章 **此計畫於下半年正式量產 300Mp** 热感式相片印表機。



展聲期間 3/20-3/24 推出「電子展特輯」 現場以七折特惠價 同種類者

Software modem RISC combo is cost efficient to be a Strong APS excels with 124% Booth's multiplier

Processor	MAC resolution	Cycles	fine (15)	term lease?	speed (Kits)	
ARMOigital StrongARM	32:32 54:50:54:50 militresoft	2105	10 to 25	Yes	233	L
NEC VR31100 (Mips)	32 - 32or16 - 16 + 64 - bit result	1 (assemed)	25	Unknown	40	1
Reachi SH-3	32×32 64-bit+64-bit result	2115	4467	Yes	45.	
Motorpia MPC821	16-162-40-bit- 40-bit reselt	1	20	No.	50	ŀ

▲軟體數據機 /RISC 組合員成本效益

P47

數位相機 OEM 商機登台 據傳美、日大廠有意將低階機種委託台商製造

(本刊編輯高應芬報導)外辨炎 直接位相機大廠 Kodak 基於成本 的考量・有意委託台灣方面生産 中紙階重品・高階重品則の機績 **衍在本稿生造・對於此一傳聞・** 國內供應所語多保留·不屬正而 同答。然而问時卻又傳出日商也 有意來台採購,而說例極有可能 因此出線,在四月間獲效重大進

MILITARISES CONTROL - 40 · CE 低階產品價格帶落,利潤有限的 情況下・而台灣縣商技術能力也 有一定水平後,目前便紛紛來台 特找代上對作·台灣因此一報而

[本刊紙]視56解 SE 23 (set-top 潍 tux,STB)在阿外 底定 行之存在・自身 碼器內 展開始至今・類 比式STB前倍量 ビ票紹報 1200 銷出求浮班 賃台・尤其集中 頻道 经金融股份额额 16:不過台灣生 在STB 多年·部 始終無法打開國

內市場·然前有 -月份數位電視 發射系統標準試定·加上後有新 简整者如:力虧例 TVBS 何底支 松等每重原因刺激下·因此间内 STB 出售品可望大路激增。

STB 1: 更可分為兩種 · 一用 於接收衛星傳送的思繫並加以解 码。另一桶则是接收利用有線例 沙面来的思维护解、轻的推视 输出影像·而南新又各有數位對 物比的20月~

t/BW//5 STR ni. 3 + 1 hing/開 及北美地區因為發射的衛星多。 可接收的流具也多。因此搭配署 和前菜者装牌 文件第10 g

成福尚温全球上要供應商之一。

而今年日本數位相機主要供 政心的時間候或為利潤百萬像素 機額・對於低階入門機種則屬意 委外生産・箱以降低生産成本・ 以反應日益滑務的傷價,其中又 以台灣最受日商青睐。

提問· Kodak 日前曾與滔发 料接針對此事加以協商・不過因 為日方報價遠低於縣商團架,而 消友又因憑藉者掃閩器建立起來 的知名度・心想主打自由品牌・ 不断在價格上多所退讓而作雜。 此外,同内另一数位相提供應商 善型光准則不顧 文林第 10 頁

嘉畜廠閒置 同業鳴不平

台籍書原可望二月底破定鬥士·翁家內部卻傳出異議

(本刊版) 在新竹科學園區 地類 来之際。當前所定與建的八中提出日 **総総信息 1:10回間記749日・受到各** //批准。13了帕利斯克达阿里亚。 - (can) (can) 空門原設 (phi · 展) 等 おおおおおりのでは、「おおり」 前得知聯電星在去年退出穀標行 40 · mifratatatatatatatatatatata MUSETTEY - PUMES SAFUSYARK 人口共謀不一、使門此案子可能指

好熟川. **政治案事员曹操城份在去年** 聯強記者會上回答記者有關時供 富養職事宜時表示・由於嘉治和 聯出學方在實質点於品級條的事 作中機以達到共識・所以聯電集 网络亚利亚奇撒特黑行波列韦 育・並不再の機勝門退産廠房・

而使得透明合作法期中止。 不過台租電卻一直對起床品 周裔的關併案有著高度的興趣。 所以在聯和正式跟下該判桌接。 台特部高層仍不難與當崙高層進 行深度的意願和條件消通。

供作案子不論是國屬管理 局、台都電或蒸縮內部都是樂觀 **转成的合作案,但是就在原際数** 华国也是邓帝總統理為人對原則 同意整方合作條件之際、翁家". 小姐突然加入族判行列·使得过

台積電高層主管 表示,目前雙方合作 與否已經不再適合由 台積電發言,應該由 翁小姐來主導。

网络未已经打算存近的内障利急 成的合作案・可能的吹・

台積電高層上管表示・目前 雙方合作與否已經不再適合由台 福進發言,應該由籍小別來上 等。相当上山於這件案子充滿了 各種變數。所以台間間將積極轉 往台南朝建品间藏、以應付未来 前期成長的結束。 2件名 111 6

快捷新推 MOSFET 搶攻 NB 零件市場

N

[本刊記者齒蘭茴報導] 歷經多次 被併購及轉售命組之後、快捷 (Fairchild)終於重出業界・打 質が会報期用品新的 Power-Trench 技術・价攻飞起帶地路。 PDA · HPC 及交換式應用等前 以,必須採用的 60V 以下低電視 MOSFET · 以口时录音流光的地位。

Fairchild 離散功率訊號技 新市場協理 Frank Marx 表示。 擬使IR、Temic(意樹 Siliconix)及 Motorola 等前十大 MOSFETULBISH在業界享有一定的 如200 · 仍所从你们现估有率也 不過百分之四十一所以對 Fairchild 前言·擁有非常好的

切入機合點・ 根據 Dataquest 統計的全球 小果麼元件和離散式功率元件市 班斯是,北京一任功率等性的初 合成長率將達到百分之十二點 五,而小凤紫的被合成最华即岛 百分之九點三。雖然成長的輔度 不算大,但由於現有臟滴的投資 意顯不高。所使用的技術也較優 经、所以面割所有新的裁計就 28、石時候難以因應。

Frank & . D &n: . Fairchild 指行斯 · (Cff) Power Trench 的技術、適時的解決現階段 Intel · AMD · Cyrix 及 IDT 等 CPU 技術發展販売・事質 L・III 於半導體製程不斷的朝高集相度 SHE - NET FULL CMOS SPRINGERU 2 # 2 10 1 無法水受過

聯電慷慨放送 聯瑞股東獲利 含强精火災股東損失, 將以關係企業股票轉換爲保證

[本刊記書金蔥茄報導]爲安提聯 當策略聯盟的建職大阪東免於疑 度・輸出は頭有型電失火後・主動 提供策略聯盟的股東二種選擇條 作,一爲免費升級原有合幹與將由 035微米至0.25微米和0.18微米。 二爲如果三年後聯唱獲利不彰,則 由聯軍集團提供本身的聯級股票。 U. 粉物 奶的方式路殿束手中噤

唱的股票換成聯賊股票。 事實上・由於今年美國半等 備產業的表現不甚理想・尤其給 **圆思片要者网络產品改朝操作。** 出現了法院物際・造成原本在市 場主流的廠商受到極大的衝擊。 山於如此·韓傳聯瑞原有的 Fabless 大股東對於聯環的增資 **客利類款款・運向去年在韓国品** 片市場表現最好的 ATI 也不确意

聯軍集團雖然傾全力提供聯 度客户可供生産的品配線・作曲 於日前聯軍堡關較穩定的製程技

近期15年10月1日 10年1日

術在聯號·其他聯高和合泰都在 最近才試產成功·因此多數客戶 被不断危候移已经在市場 上成熟 的商品至新的品牌商生產。加上 目前市場上品間代工産能易役。 Fabless 設計公司選擇多,除非 極終攝具吸引力,否則不會排資 新基面路下限。

經由向多家與聯環策略聯盟 的大股東私下求證・得知目前大 家對於聯電集開所提供的免費升 級至下一代製程的條件接受意願 並不高・多數打算採用乙室以聯 瑞股票一股换一股方式直接獲利

韓電集開高階主管表示・鳥 了使整理的重接的安心。所以群代 選擇・面作性上・三年後如果股東 打数機段、世場機能型網絡由本身所 编有的股份移转·整例可许的S网 案,基本合直接影響投資人場的議 44 .

服務至上天騰提供全方位方案



裸抹瓷

[本刊編輯柳林韓春訪] 口前傳出 Compag 剪油 占多例下天前的九十 八道美元合併案・巴引起多方的編 注:各界均不夠認即可能的後條款 果。由於Compag在去年用購以企 質用PAS LOTTandem ・ 最所則 **运购会是口轮通行多可能的起用股** 式、以下就是本用的机推满负责 Tandem Hillion Sales Company (\$160 明務協理場件并之摘要。

問:依然來看·選次 Compaq 與油吉多的合併案是否樂戰?

市於地畫多已經與我們合併 を注・適日語公司を存就是MCS (Multivender Customer Support 1 的角色 · 经提购金 (j)、對於12計劃可能增加的其他來 10、麻汤是此常有好的书。依 94、到於我們在公元兩千年將要 **添到的五百倍的水準、如果头隔** 重新性面忽略客戶服務,我想人 客戶是不會議意的・所以・規劃

我們來說是非常樂觀的合併客。 题:就局前而意,天线 (Tanden) 與Comapg 合併至今情 我學得彼此地相處榜識給

公司間的文化差異難然還盡 夢 型原間 (標定全流合・回我想 1.11.53 (((O)000000) - 4099 ((69) 加力多的合併的成立接。這樣的模

表数可以表现到他者多上的主义统 於在產品方面·天鹅與Chanpag的 Windows NT產品整合成功。就提 供名戶全方向的確決方案來說、咸

果及前景都是非常豐顏的。 **同:多薄铜煤彩的全方位解决** 方案,天體目前有何計劃或動向

最近我們在推的解決方案行 图·分别是: 電子商務 (EC: Electric Commerce) · 電話服務 明点, (Call Center) 、以及公 元南千年 (Y2K) 解決方案。電 () 商務的需求已受到重視;而在 電話服務中心方面・近米蓬勃發 展的信用事。民營電信、大潔服 務業・就非常適合:至於公元時 **千年的問題,我提問是最受到忽** 略的,所有嚴重都總統正規結構

BBM·高則到時候就來不及了:

嘉畜廠閒置同業鳴不平

文技名) 頁 曾參與這項談判徵 程的基薪代表私下也表示。自從 Sony JULEAN MERCEN 後、不論轉階階級必能員工、哲學 於見到已完成屬历外形的或者品數 66、能够引用的利息器。加入清楚 行列。以權限過去在國國施路不良 **が印象・不過・二小姐加入後・使** 四部項は制製用流栓形式・繁複・ 並讓條件合作案院人服署。

完全利用現在土地及商店紹介的。 自由命令特小姐快度这番仍然要得在 NBA-4、移植特 定比例的设置金 新·热震成被此共識難以達成。

至於雙方是否仍會成功達成 合作共識,業界普遍的看法認為 哲維持段階段的狀況,可能性不 大・但如果翁小姐退出該判底特 山な原上等・才有軽関的餘地・

標準大勢底定 頻道支援

的保화·STB报 容易深入到家庭;而大陸地區除 (中央的電視和道外、各省又有 自己的叛道,也是被商价利用设 的重點市場。

可是唯獨台灣地區雖然包括 **亞投科技、大同、舷洲、宏非、** 認蘇及泰山電子等·都相繼推出 STB·不過市場卻都是以減外約 m聚类属主, 以西阳科技路侧, 目前才剛與南非電視系統業者 Multichoice 簽訂 20 萬台的數位 STB 的訂單·金額高達 6千萬美

金:另外跛洲每月出貨 STB 約 5000台。市場別級大多數在大陸 ₩Щ.

STB的出貨對象並非一般家

家田戶,而祭饮地畅消提供者: 省各户提出收投申請,業者即派 人前往裝設STB、之後便能收在 節目 • 前視科技網總額信義衛 川·新遊供應商為了常周收役 戶·帕川敦新客廳·STB 的問情 自然不可能訂的太高・加上製造 商本身材料成本的降低, STB若 會朝低價發展 • 目前一個數位 STB 售價約在300美余上下。

风贷数位证视验射系统原用 的政定,相似今年政府內有一些 **经通常者签封数值积效。另外为** 器地開右衛支援 STB ·加上與下 頻道提供者眾多・蝌相配合之 下·STB 在台灣可望正式起步·

數位相機 OEM 商機登台

答・不過根據了解・力提早於去 年載接獲 Mitsubishi 小景数位

胡塘竹帽。 高新興廠商源與目前正與 Intel 合作一款既可當一般數位 相機使用·又可以應用於視肌會 路用途的多功數位相機,彼此間 關係因此十分密切·根據相關人 **昌安示, 燕阴一向的策略是以承** BOEMATINES 主·數位相關的前 **供策略也会是如此、新輕由** Intel 從中來線·旋興可望於四 自份正式簽訂數位相機訂單。至 於如節問頭、遊與不顧意透露、 根據業界人士表示 日前棒 職高階市場・將中低階產品委件 生產是必然的趨勢,不過讓入數 位相機領域、必須問時具備先 學、工業設計等技術能力、門腦

並不低;而台灣發體數位相機是 業在零組件的供應,甚至於基礎 维奶都跟您更加键全才是。等到 能力技術獲得提昇、相信以廣應 的製造能力・未來成爲數位相關 的主要供应网络是指目可持。

FPGAs融入標準IC 變動

【本刊譯】由於複雜的核心在明 程式化設計中所扮演角色越來越 重要,品片製造業的巨人 Motorola 及 Lucent Technologies 已經準備好要擴展現有在 FPGAs 方面选择的新闻。

Motorola 的半導體產品部門 账出一款品片 F附有 FPGA 的 ColdFire CPU · 流巧組合開闭 华新的商品段、並在可程式製剂 描勢方面帶領潮流·將來可能使 得許多高階可程式源相方面的生 意跑到標準產品 IC 業者手上。

摊辍将 · Motorola 結合 (ColdFire 的核心照由他们的 Pilkington 延伸出来的 SRAM programmable FPGA 運机時列・ 這種結合一個32位元CPUNFPGI 核心到同一品片中,可讓內國大 計算系統客戶在微處理機的品质 1:就可以完成自訂的甄號排介 而、周海松和及相關的功能。第 **排了多品片核心系統所要必須** 背的空間、速度及電力消耗·

FPGAIZUR 可能的物的价值。 將會是在從廣泛使用的68300家 於到 ColdFire 產品線中加入的 周遊模組・目前已經進行数 68300 周邊部分換成可合成的形 d . CMP Article

Rambus 路迂迴 Intel 改其道而行

[本刊譯][SWXMII: Direct Rambus PRIORS MINTENNAMENTAL PROPERTY 作群達在Intel Developers Forum | MUNICOUNDAME - 列特州代目的设 表 明計畫·斯司步 DRAM 装置 (E100a&133 MHz.RambusE3811: • M SDRAM 1/127 1-KSR/ Rumbus 1/2 榻 - 在此時時· 與特爾也正在考慮 PS 66MILE SDRAM BUG/JU人共和 肾费表的 440BX 品片和中·此型 品片組刷 本陸適 100MHz KIND AM .

川崎SDRAM代格急速下降。 **原得规则以上操大、对装到机区** 費用較高、權利金支出也較多的 Direct RDRAM 越来越不可能很快 地進入上流桌上型電腦市場。這 使得英特爾 医特不探报一些度變 的品施 另外, 下美元以下的 個人電腦正日漸受到散迎,英特 展示が対象が低成本記憶體製品 P. 组业参照的的科 F競爭。

英特爾原本計畫在 1998年 ENGS個人問題等界自166MID.輕 (ETHINIMITY SIDRAM·接下來作 1999 年再退快地轉換為 800MHz Direct RDRAM · 印即使建美特爾 在身的工程的推定課例 Rambus 計劃可能的發生 此通歷 原先 保健該公司支援 Rambus 方案的 因素,包括機關與較少以及頻道 更高等,目前看来仍然佔有相當 大的秘勢。

某些的自来源有国際問題施電 XXII.社会中指出、混合式SDRAM/ Rambus 中华拥有大厅客即是利用[] 前品技術SDRAM·装置作Rambus 振歌。440mRBRRIMM1之上。 资特假观查在RIMM LAIL人 例 何别C·将SDRAMID?(打幅目榜 to entern Sell 1881 188 1 (f) Rambus ASK 可管(皮膚RAC) - SDRAM 般具有六十四位元宵相極流

(B · ngRambus 19]][[2]] 十八百元百五

報班・加里伊川舞農協査控制 HECCULY - HAMBERHIS I-MACAC -批評此種方案的人上表示。

新外的面侧合附加成本。同時也 存在記憶體與處理器之間造成多 後 10ms 的复数。

在此同時、英特爾也的計劃 化万多加人共下一世代起捻馈接 3628 (440 BX) 中·諸個人電路 OEM 廣商使用不同速度等級的 SDRAMLL从Direct RDRAM · 英特 爾原本計畫所支援自己版本的 100MHz SDRAM 規格(網路 PC/ 100) · (性似的 100MHz,设計 · 即 路推出的BX品片組使用。但现在 族公司正为应加入族記憶問國旅排 能夠在Jedec 所訓訂的 66MHz SDRAM I: Mir . 英特爾目前顯然有利當強烈

的查閱受將 66MHz 規格包含在 內·DRAM 製造業界的前息來源 指出・显家微處理器的簡明驗商 斯拉提數家DRAM公司使用其PC/ 100以格·華川教養供贈可缺可能 **会収収 DRAM 價格人稿上摘・英** 特的比喻、坚强行济多工作。但是 间有任何延續的話·就可能造成來 LI OEM 經濟希望將系統升級IS 100MHz报滤排的反彈。

CMP Article

快捷新推 MOSFET



▲ Fairchild 離散功率訊號技 術市場協理Frank Marx

276217 CONTRACT PUBL 於CPU設計的複雜度及開級數 (Gate Count)不斷增加。造成流 人的電流的必須加大·使得 CPU 和One Logic 產生發熱的現象。 影響了系統的穩定度。這時透過 Winter Straig MOSFET IC . **把成了穩定系統不可缺乏的關鍵**

Frank 特出, 以往由於製程 PROGRAMM - MAIN WORKET BIRT SOLKERDALUS#ING · 子萬 電路剔影元件(Cell)面類以突 破,们一只使用了 PowerTrench 的新型程技術。例可以提供至: 億二百萬電路細胞元件。 超過這樣的發程技術革新。

Pairchild 能夠提供客戶高品質 口口市思数争力的產品、同時在 縮小元件面積和包裝、整合度、 熱阻抗及散熱等特性土, 均可提 供更有塑性的電路設計組合。 Frank 進一步強調。 Fair-

child 透過 PowerTrench 的技 術・將爲客戶帶來改為元件執行 沙牢、增加系統散熱性及延長電 沙使用含命等提點。 雖然目前在市場擬免有…些

09 百割干 · 图 Frank 認為 · 111於 Fairchild 专採用競爭對下的蜂 肤結構・面改探條款結構式設 #F·伊智斯熱問題處理變得簡 取、而且而積變小、成本降低、 2017年1日低及り機具ほぼ減小・再 超過限程的 PN 接觸(Junction)的 積縮小・可使得元件基準電流人 稻改海。